>>> civetweb v1.11 Downloading --2019-04-10 14:17:03-- https://github.com/civetweb/civetweb/archive/v1.11/civetweb-v1.11.tar.gz Resolving github.com (github.com)... 140.82.118.3, 140.82.118.4 Connecting to github.com (github.com)|140.82.118.3|:443... connected. HTTP request sent, awaiting response... 302 Found Location: https://codeload.github.com/civetweb/civetweb/tar.gz/v1.11 [following] --2019-04-10 14:17:03-- https://codeload.github.com/civetweb/civetweb/tar.gz/v1.11 Resolving codeload.github.com (codeload.github.com)... 192.30.253.121, 192.30.253.120 Connecting to codeload.github.com (codeload.github.com)|192.30.253.121|:443... connected. HTTP request sent, awaiting response... 200 OK Length: 11421650 (11M) [application/x-gzip] Saving to: '/home/buildroot/autobuild/run/instance-2/output/build/.civetweb-v1.11.tar.gz.I1W2mc/output' 0K .......... .......... .......... .......... .......... 0% 317K 35s 50K .......... .......... .......... .......... .......... 0% 630K 26s 100K .......... .......... .......... .......... .......... 1% 124M 17s 150K .......... .......... .......... .......... .......... 1% 134M 13s 200K .......... .......... .......... .......... .......... 2% 634K 14s 250K .......... .......... .......... .......... .......... 2% 41.8M 12s 300K .......... .......... .......... .......... .......... 3% 633K 12s 350K .......... .......... .......... .......... .......... 3% 46.7M 11s 400K .......... .......... .......... .......... .......... 4% 255M 9s 450K .......... .......... .......... .......... .......... 4% 36.0M 9s 500K .......... .......... .......... .......... .......... 4% 8.36M 8s 550K .......... .......... .......... .......... .......... 5% 10.7M 7s 600K .......... .......... .......... .......... .......... 5% 15.5M 7s 650K .......... .......... .......... .......... .......... 6% 797K 7s 700K .......... .......... .......... .......... .......... 6% 23.7M 7s 750K .......... .......... .......... .......... .......... 7% 319M 6s 800K .......... .......... .......... .......... .......... 7% 17.0M 6s 850K .......... .......... .......... .......... .......... 8% 16.4M 6s 900K .......... .......... .......... .......... .......... 8% 6.19M 5s 950K .......... .......... .......... .......... .......... 8% 12.1M 5s 1000K .......... .......... .......... .......... .......... 9% 12.3M 5s 1050K .......... .......... .......... .......... .......... 9% 41.3M 5s 1100K .......... .......... .......... .......... .......... 10% 13.9M 4s 1150K .......... .......... .......... .......... .......... 10% 8.93M 4s 1200K .......... .......... .......... .......... .......... 11% 15.8M 4s 1250K .......... .......... .......... .......... .......... 11% 12.4M 4s 1300K .......... .......... .......... .......... .......... 12% 9.47M 4s 1350K .......... .......... .......... .......... .......... 12% 1.45M 4s 1400K .......... .......... .......... .......... .......... 12% 13.5M 4s 1450K .......... .......... .......... .......... .......... 13% 315M 4s 1500K .......... .......... .......... .......... .......... 13% 269M 3s 1550K .......... .......... .......... .......... .......... 14% 17.2M 3s 1600K .......... .......... .......... .......... .......... 14% 10.3M 3s 1650K .......... .......... .......... .......... .......... 15% 13.6M 3s 1700K .......... .......... .......... .......... .......... 15% 8.95M 3s 1750K .......... .......... .......... .......... .......... 16% 12.3M 3s 1800K .......... .......... .......... .......... .......... 16% 12.9M 3s 1850K .......... .......... .......... .......... .......... 17% 6.36M 3s 1900K .......... .......... .......... .......... .......... 17% 210M 3s 1950K .......... .......... .......... .......... .......... 17% 11.7M 3s 2000K .......... .......... .......... .......... .......... 18% 7.56M 3s 2050K .......... .......... .......... .......... .......... 18% 30.3M 3s 2100K .......... .......... .......... .......... .......... 19% 8.37M 3s 2150K .......... .......... .......... .......... .......... 19% 14.0M 2s 2200K .......... .......... .......... .......... .......... 20% 12.3M 2s 2250K .......... .......... .......... .......... .......... 20% 12.2M 2s 2300K .......... .......... .......... .......... .......... 21% 12.3M 2s 2350K .......... .......... .......... .......... .......... 21% 12.0M 2s 2400K .......... .......... .......... .......... .......... 21% 12.0M 2s 2450K .......... .......... .......... .......... .......... 22% 10.5M 2s 2500K .......... .......... .......... .......... .......... 22% 10.6M 2s 2550K .......... .......... .......... .......... .......... 23% 11.8M 2s 2600K .......... .......... .......... .......... .......... 23% 12.4M 2s 2650K .......... .......... .......... .......... .......... 24% 12.0M 2s 2700K .......... .......... .......... .......... .......... 24% 12.0M 2s 2750K .......... .......... .......... .......... .......... 25% 12.4M 2s 2800K .......... .......... .......... .......... .......... 25% 12.0M 2s 2850K .......... .......... .......... .......... .......... 25% 11.3M 2s 2900K .......... .......... .......... .......... .......... 26% 9.86M 2s 2950K .......... .......... .......... .......... .......... 26% 11.7M 2s 3000K .......... .......... .......... .......... .......... 27% 12.3M 2s 3050K .......... .......... .......... .......... .......... 27% 12.3M 2s 3100K .......... .......... .......... .......... .......... 28% 11.9M 2s 3150K .......... .......... .......... .......... .......... 28% 12.4M 2s 3200K .......... .......... .......... .......... .......... 29% 12.0M 2s 3250K .......... .......... .......... .......... .......... 29% 12.4M 2s 3300K .......... .......... .......... .......... .......... 30% 8.98M 2s 3350K .......... .......... .......... .......... .......... 30% 8.63M 2s 3400K .......... .......... .......... .......... .......... 30% 20.6M 2s 3450K .......... .......... .......... .......... .......... 31% 12.3M 2s 3500K .......... .......... .......... .......... .......... 31% 8.48M 2s 3550K .......... .......... .......... .......... .......... 32% 21.2M 2s 3600K .......... .......... .......... .......... .......... 32% 12.0M 2s 3650K .......... .......... .......... .......... .......... 33% 8.64M 1s 3700K .......... .......... .......... .......... .......... 33% 12.1M 1s 3750K .......... .......... .......... .......... .......... 34% 11.1M 1s 3800K .......... .......... .......... .......... .......... 34% 14.4M 1s 3850K .......... .......... .......... .......... .......... 34% 12.3M 1s 3900K .......... .......... .......... .......... .......... 35% 10.3M 1s 3950K .......... .......... .......... .......... .......... 35% 14.4M 1s 4000K .......... .......... .......... .......... .......... 36% 12.3M 1s 4050K .......... .......... .......... .......... .......... 36% 12.0M 1s 4100K .......... .......... .......... .......... .......... 37% 9.17M 1s 4150K .......... .......... .......... .......... .......... 37% 11.2M 1s 4200K .......... .......... .......... .......... .......... 38% 13.4M 1s 4250K .......... .......... .......... .......... .......... 38% 12.0M 1s 4300K .......... .......... .......... .......... .......... 38% 7.84M 1s 4350K .......... .......... .......... .......... .......... 39% 26.6M 1s 4400K .......... .......... .......... .......... .......... 39% 12.3M 1s 4450K .......... .......... .......... .......... .......... 40% 12.0M 1s 4500K .......... .......... .......... .......... .......... 40% 9.16M 1s 4550K .......... .......... .......... .......... .......... 41% 12.0M 1s 4600K .......... .......... .......... .......... .......... 41% 12.3M 1s 4650K .......... .......... .......... .......... .......... 42% 12.0M 1s 4700K .......... .......... .......... .......... .......... 42% 12.2M 1s 4750K .......... .......... .......... .......... .......... 43% 12.0M 1s 4800K .......... .......... .......... .......... .......... 43% 12.3M 1s 4850K .......... .......... .......... .......... .......... 43% 12.0M 1s 4900K .......... .......... .......... .......... .......... 44% 9.15M 1s 4950K .......... .......... .......... .......... .......... 44% 12.0M 1s 5000K .......... .......... .......... .......... .......... 45% 12.3M 1s 5050K .......... .......... .......... .......... .......... 45% 12.0M 1s 5100K .......... .......... .......... .......... .......... 46% 12.2M 1s 5150K .......... .......... .......... .......... .......... 46% 12.0M 1s 5200K .......... .......... .......... .......... .......... 47% 12.0M 1s 5250K .......... .......... .......... .......... .......... 47% 12.4M 1s 5300K .......... .......... .......... .......... .......... 47% 9.16M 1s 5350K .......... .......... .......... .......... .......... 48% 12.0M 1s 5400K .......... .......... .......... .......... .......... 48% 12.3M 1s 5450K .......... .......... .......... .......... .......... 49% 12.0M 1s 5500K .......... .......... .......... .......... .......... 49% 11.9M 1s 5550K .......... .......... .......... .......... .......... 50% 12.4M 1s 5600K .......... .......... .......... .......... .......... 50% 12.0M 1s 5650K .......... .......... .......... .......... .......... 51% 12.3M 1s 5700K .......... .......... .......... .......... .......... 51% 9.16M 1s 5750K .......... .......... .......... .......... .......... 51% 12.0M 1s 5800K .......... .......... .......... .......... .......... 52% 5.80M 1s 5850K .......... .......... .......... .......... .......... 52% 249M 1s 5900K .......... .......... .......... .......... .......... 53% 12.4M 1s 5950K .......... .......... .......... .......... .......... 53% 12.1M 1s 6000K .......... .......... .......... .......... .......... 54% 12.3M 1s 6050K .......... .......... .......... .......... .......... 54% 8.65M 1s 6100K .......... .......... .......... .......... .......... 55% 7.48M 1s 6150K .......... .......... .......... .......... .......... 55% 39.7M 1s 6200K .......... .......... .......... .......... .......... 56% 11.1M 1s 6250K .......... .......... .......... .......... .......... 56% 12.7M 1s 6300K .......... .......... .......... .......... .......... 56% 11.1M 1s 6350K .......... .......... .......... .......... .......... 57% 7.49M 1s 6400K .......... .......... .......... .......... .......... 57% 53.2M 1s 6450K .......... .......... .......... .......... .......... 58% 12.7M 1s 6500K .......... .......... .......... .......... .......... 58% 8.10M 1s 6550K .......... .......... .......... .......... .......... 59% 14.9M 1s 6600K .......... .......... .......... .......... .......... 59% 9.11M 1s 6650K .......... .......... .......... .......... .......... 60% 12.1M 1s 6700K .......... .......... .......... .......... .......... 60% 12.1M 1s 6750K .......... .......... .......... .......... .......... 60% 12.5M 1s 6800K .......... .......... .......... .......... .......... 61% 15.9M 1s 6850K .......... .......... .......... .......... .......... 61% 13.1M 1s 6900K .......... .......... .......... .......... .......... 62% 8.68M 1s 6950K .......... .......... .......... .......... .......... 62% 12.5M 1s 7000K .......... .......... .......... .......... .......... 63% 9.43M 1s 7050K .......... .......... .......... .......... .......... 63% 17.9M 1s 7100K .......... .......... .......... .......... .......... 64% 11.7M 1s 7150K .......... .......... .......... .......... .......... 64% 11.8M 1s 7200K .......... .......... .......... .......... .......... 64% 11.2M 1s 7250K .......... .......... .......... .......... .......... 65% 12.1M 1s 7300K .......... .......... .......... .......... .......... 65% 9.76M 1s 7350K .......... .......... .......... .......... .......... 66% 10.4M 1s 7400K .......... .......... .......... .......... .......... 66% 16.2M 1s 7450K .......... .......... .......... .......... .......... 67% 11.6M 1s 7500K .......... .......... .......... .......... .......... 67% 12.6M 1s 7550K .......... .......... .......... .......... .......... 68% 9.75M 0s 7600K .......... .......... .......... .......... .......... 68% 14.9M 0s 7650K .......... .......... .......... .......... .......... 69% 12.1M 0s 7700K .......... .......... .......... .......... .......... 69% 9.53M 0s 7750K .......... .......... .......... .......... .......... 69% 12.0M 0s 7800K .......... .......... .......... .......... .......... 70% 11.7M 0s 7850K .......... .......... .......... .......... .......... 70% 12.7M 0s 7900K .......... .......... .......... .......... .......... 71% 11.4M 0s 7950K .......... .......... .......... .......... .......... 71% 12.5M 0s 8000K .......... .......... .......... .......... .......... 72% 9.90M 0s 8050K .......... .......... .......... .......... .......... 72% 15.1M 0s 8100K .......... .......... .......... .......... .......... 73% 7.34M 0s 8150K .......... .......... .......... .......... .......... 73% 18.3M 0s 8200K .......... .......... .......... .......... .......... 73% 9.62M 0s 8250K .......... .......... .......... .......... .......... 74% 13.3M 0s 8300K .......... .......... .......... .......... .......... 74% 12.9M 0s 8350K .......... .......... .......... .......... .......... 75% 11.7M 0s 8400K .......... .......... .......... .......... .......... 75% 14.9M 0s 8450K .......... .......... .......... .......... .......... 76% 11.7M 0s 8500K .......... .......... .......... .......... .......... 76% 9.02M 0s 8550K .......... .......... .......... .......... .......... 77% 10.0M 0s 8600K .......... .......... .......... .......... .......... 77% 15.7M 0s 8650K .......... .......... .......... .......... .......... 77% 12.8M 0s 8700K .......... .......... .......... .......... .......... 78% 10.5M 0s 8750K .......... .......... .......... .......... .......... 78% 13.3M 0s 8800K .......... .......... .......... .......... .......... 79% 12.1M 0s 8850K .......... .......... .......... .......... .......... 79% 12.4M 0s 8900K .......... .......... .......... .......... .......... 80% 8.83M 0s 8950K .......... .......... .......... .......... .......... 80% 13.1M 0s 9000K .......... .......... .......... .......... .......... 81% 11.3M 0s 9050K .......... .......... .......... .......... .......... 81% 13.2M 0s 9100K .......... .......... .......... .......... .......... 82% 11.0M 0s 9150K .......... .......... .......... .......... .......... 82% 12.9M 0s 9200K .......... .......... .......... .......... .......... 82% 12.1M 0s 9250K .......... .......... .......... .......... .......... 83% 12.5M 0s 9300K .......... .......... .......... .......... .......... 83% 8.53M 0s 9350K .......... .......... .......... .......... .......... 84% 13.9M 0s 9400K .......... .......... .......... .......... .......... 84% 12.0M 0s 9450K .......... .......... .......... .......... .......... 85% 11.1M 0s 9500K .......... .......... .......... .......... .......... 85% 12.5M 0s 9550K .......... .......... .......... .......... .......... 86% 12.1M 0s 9600K .......... .......... .......... .......... .......... 86% 13.0M 0s 9650K .......... .......... .......... .......... .......... 86% 10.9M 0s 9700K .......... .......... .......... .......... .......... 87% 9.95M 0s 9750K .......... .......... .......... .......... .......... 87% 12.0M 0s 9800K .......... .......... .......... .......... .......... 88% 12.3M 0s 9850K .......... .......... .......... .......... .......... 88% 12.0M 0s 9900K .......... .......... .......... .......... .......... 89% 12.3M 0s 9950K .......... .......... .......... .......... .......... 89% 522K 0s 10000K .......... .......... .......... .......... .......... 90% 104M 0s 10050K .......... .......... .......... .......... .......... 90% 111M 0s 10100K .......... .......... .......... .......... .......... 90% 84.0M 0s 10150K .......... .......... .......... .......... .......... 91% 25.0M 0s 10200K .......... .......... .......... .......... .......... 91% 12.3M 0s 10250K .......... .......... .......... .......... .......... 92% 11.0M 0s 10300K .......... .......... .......... .......... .......... 92% 27.4M 0s 10350K .......... .......... .......... .......... .......... 93% 9.50M 0s 10400K .......... .......... .......... .......... .......... 93% 109M 0s 10450K .......... .......... .......... .......... .......... 94% 6.03M 0s 10500K .......... .......... .......... .......... .......... 94% 10.0M 0s 10550K .......... .......... .......... .......... .......... 95% 108M 0s 10600K .......... .......... .......... .......... .......... 95% 11.2M 0s 10650K .......... .......... .......... .......... .......... 95% 10.6M 0s 10700K .......... .......... .......... .......... .......... 96% 9.86M 0s 10750K .......... .......... .......... .......... .......... 96% 24.4M 0s 10800K .......... .......... .......... .......... .......... 97% 12.4M 0s 10850K .......... .......... .......... .......... .......... 97% 8.45M 0s 10900K .......... .......... .......... .......... .......... 98% 224M 0s 10950K .......... .......... .......... .......... .......... 98% 5.60M 0s 11000K .......... .......... .......... .......... .......... 99% 258M 0s 11050K .......... .......... .......... .......... .......... 99% 6.93M 0s 11100K .......... .......... .......... .......... .......... 99% 12.2M 0s 11150K ... 100% 7544G=1.4s 2019-04-10 14:17:05 (7.58 MB/s) - '/home/buildroot/autobuild/run/instance-2/output/build/.civetweb-v1.11.tar.gz.I1W2mc/output' saved [11421650/11421650] civetweb-v1.11.tar.gz: OK (sha256: de7d5e7a2d9551d325898c71e41d437d5f7b51e754b242af897f7be96e713a42) >>> civetweb v1.11 Extracting gzip -d -c /home/buildroot/autobuild/run/instance-2/dl/civetweb/civetweb-v1.11.tar.gz | tar --strip-components=1 -C /home/buildroot/autobuild/run/instance-2/output/build/civetweb-v1.11 -xf - >>> civetweb v1.11 Patching Applying 0001-modlua.ini-include-dlfcn.h.patch using patch: patching file src/mod_lua.inl >>> civetweb v1.11 Configuring >>> civetweb v1.11 Building PATH="/home/buildroot/autobuild/run/instance-2/output/host/bin:/home/buildroot/autobuild/run/instance-2/output/host/sbin:/usr/local/bin:/usr/bin:/bin:/usr/local/games:/usr/games:/snap/bin" AR="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-ar" AS="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-as" LD="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-ld" NM="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-nm" CC="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-gcc" GCC="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-gcc" CPP="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-cpp" CXX="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-g++" FC="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-gfortran" F77="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-gfortran" RANLIB="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-ranlib" READELF="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-readelf" STRIP="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-strip" OBJCOPY="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-objcopy" OBJDUMP="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-objdump" AR_FOR_BUILD="/usr/bin/ar" AS_FOR_BUILD="/usr/bin/as" CC_FOR_BUILD="/usr/bin/gcc" GCC_FOR_BUILD="/usr/bin/gcc" CXX_FOR_BUILD="/usr/bin/g++" LD_FOR_BUILD="/usr/bin/ld" CPPFLAGS_FOR_BUILD="-I/home/buildroot/autobuild/run/instance-2/output/host/include" CFLAGS_FOR_BUILD="-O2 -I/home/buildroot/autobuild/run/instance-2/output/host/include" CXXFLAGS_FOR_BUILD="-O2 -I/home/buildroot/autobuild/run/instance-2/output/host/include" LDFLAGS_FOR_BUILD="-L/home/buildroot/autobuild/run/instance-2/output/host/lib -Wl,-rpath,/home/buildroot/autobuild/run/instance-2/output/host/lib" FCFLAGS_FOR_BUILD="" DEFAULT_ASSEMBLER="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-as" DEFAULT_LINKER="/home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-ld" CPPFLAGS="-D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64" CFLAGS="-D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64 -Os -g2 " CXXFLAGS="-D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64 -Os -g2 " LDFLAGS="" FCFLAGS=" -Os -g2" FFLAGS=" -Os -g2" PKG_CONFIG="/home/buildroot/autobuild/run/instance-2/output/host/bin/pkg-config" STAGING_DIR="/home/buildroot/autobuild/run/instance-2/output/host/mips64el-buildroot-linux-gnu/sysroot" INTLTOOL_PERL=/usr/bin/perl /usr/bin/make -j4 -C /home/buildroot/autobuild/run/instance-2/output/build/civetweb-v1.11 build TARGET_OS=LINUX WITH_IPV6=1 WITH_CPP=1 COPT="-DHAVE_POSIX_FALLOCATE=0 -DNO_SSL_DL" LIBS="-lpthread -lm `/home/buildroot/autobuild/run/instance-2/output/host/bin/pkg-config --libs libssl`" make[1]: Entering directory '/home/buildroot/autobuild/run/instance-2/output/build/civetweb-v1.11' /home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-gcc -c -D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64 -Os -g2 -Wall -Wextra -Wshadow -Wformat-security -Winit-self -Wmissing-prototypes -DLINUX -Iinclude -DHAVE_POSIX_FALLOCATE=0 -DNO_SSL_DL -DUSE_STACK_SIZE=102400 -O2 -DNDEBUG -DUSE_IPV6 src/civetweb.c -o out/src/civetweb.o /home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-gcc -c -D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64 -Os -g2 -Wall -Wextra -Wshadow -Wformat-security -Winit-self -Wmissing-prototypes -DLINUX -Iinclude -DHAVE_POSIX_FALLOCATE=0 -DNO_SSL_DL -DUSE_STACK_SIZE=102400 -O2 -DNDEBUG -DUSE_IPV6 src/main.c -o out/src/main.o /home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-g++ -c -D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64 -Os -g2 -Wall -Wextra -Wshadow -Wformat-security -Winit-self -Wmissing-prototypes -DLINUX -Iinclude -DHAVE_POSIX_FALLOCATE=0 -DNO_SSL_DL -DUSE_STACK_SIZE=102400 -O2 -DNDEBUG -DUSE_IPV6 -D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64 -Os -g2 src/CivetServer.cpp -o out/src/CivetServer.o cc1plus: warning: command line option '-Wmissing-prototypes' is valid for C/ObjC but not for C++ /home/buildroot/autobuild/run/instance-2/output/host/bin/mips64el-linux-g++ -o civetweb -D_LARGEFILE_SOURCE -D_LARGEFILE64_SOURCE -D_FILE_OFFSET_BITS=64 -Os -g2 -Wall -Wextra -Wshadow -Wformat-security -Winit-self -Wmissing-prototypes -DLINUX -Iinclude -DHAVE_POSIX_FALLOCATE=0 -DNO_SSL_DL -DUSE_STACK_SIZE=102400 -O2 -DNDEBUG -DUSE_IPV6 out/src/civetweb.o out/src/main.o out/src/CivetServer.o -lpthread -lm -L/home/buildroot/autobuild/run/instance-2/output/host/bin/../mips64el-buildroot-linux-gnu/sysroot/usr/lib -lssl /home/buildroot/autobuild/run/instance-2/output/host/opt/ext-toolchain/bin/../lib/gcc/mips64el-buildroot-linux-gnu/7.4.0/../../../../mips64el-buildroot-linux-gnu/bin/ld: out/src/civetweb.o: undefined reference to symbol 'i2d_X509@@OPENSSL_1_1_0' /home/buildroot/autobuild/run/instance-2/output/host/mips64el-buildroot-linux-gnu/sysroot/usr/lib64/libcrypto.so.1.1: error adding symbols: DSO missing from command line collect2: error: ld returned 1 exit status Makefile:357: recipe for target 'civetweb' failed make[1]: *** [civetweb] Error 1 make[1]: Leaving directory '/home/buildroot/autobuild/run/instance-2/output/build/civetweb-v1.11' package/pkg-generic.mk:238: recipe for target '/home/buildroot/autobuild/run/instance-2/output/build/civetweb-v1.11/.stamp_built' failed make: *** [/home/buildroot/autobuild/run/instance-2/output/build/civetweb-v1.11/.stamp_built] Error 2 make: Leaving directory '/home/buildroot/autobuild/run/instance-2/buildroot'